Senior Semiconductor Layout Engineer Location: San Jose, CA - Hybrid 3 days per week Position Overview We are seeking an experienced Senior Semiconductor Layout Engineer to develop advanced SRAM and memory IP for next-generation semiconductor technologies. This role focuses on custom IC layout, memory floorplanning, physical verification, and tapeout while working closely with circuit design, physical design, CAD, and process engineering teams. Responsibilities Design and optimize custom layo