• Snapboard
  • Activity
  • Reports
  • Campaign
Welcome ,

Chat with the recruiter

...Minimize

Hey I'm Online! Leave me a message.
Let me know if you have any questions.

Design Verification Engineer X 5

In United States

Save this job

Design Verification Engineer X 5   

Click on the below icons to share this job to Linkedin, Twitter!

JOB TITLE:

Design Verification Engineer X 5

JOB TYPE:

JOB SKILLS:

JOB LOCATION:

San Jose, CA United States

JOB DESCRIPTION:

You will be part of the ASIC Verification Team, creating and bringing to market Client's next generation automotive camera video/vision processors. Located in our San Jose or Toronto office, you will have the following responsibilities:

  • Develop test strategies to verify next generation camera processors
  • Develop and review block and chip level verification environments and test plans
  • Work closely with design engineers to develop test benches and test plans to meet coverage goals
  • Participate in selecting best in class 3rd party protocol verification IP
  • Help enhance the overall DV methodology by analyzing 3rd party verification tools
  • Debug failures in simulation and collaborate with designers in identifying root-cause issues
  • Develop a tests that will help achieve functional safety goals that meet ISO26262 compliance
  • Work with the systems and software teams on emulation platforms
  • Participate in the bring-up and debug of the device prototype
  • Provide support to the Product Engineering team to meet all validation and qualification goals for the product

MINIMUM QUALIFICATIONS

  • BSEE/BSCE/BSCS
  • 5 years of industry experience in design verification
  • Experience with test planning, test bench architecture and assertions
  • Constrained random verification experience with SystemVerilog using UVM
  • Coverage driven verification (code/functional/assertion coverage)
  • Strong programming skills in C/C++ and scripting experience with Python/Tcl/Perl

Position Details

POSTED:

Jan 17, 2023

EMPLOYMENT:

INDUSTRY:

SNAPRECRUIT ID:

S166199049264610221

LOCATION:

United States

CITY:

San Jose, CA

Job Origin:

OORWIN_ORGANIC_FEED

A job sourcing event
In Dallas Fort Worth
Aug 19, 2017 9am-6pm
All job seekers welcome!

Design Verification Engineer X 5    Apply

Click on the below icons to share this job to Linkedin, Twitter!

<p>You will be part of the ASIC Verification Team, creating and bringing to market Client's next generation automotive camera video/vision processors. Located in our San Jose or Toronto office, you will have the following responsibilities:</p> <ul> <li>Develop test strategies to verify next generation camera processors</li> <li>Develop and review block and chip level verification environments and test plans</li> <li>Work closely with design engineers to develop test benches and test plans to meet coverage goals</li> <li>Participate in selecting best in class 3<sup>rd</sup> party protocol verification IP</li> <li>Help enhance the overall DV methodology by analyzing 3<sup>rd</sup> party verification tools</li> <li>Debug failures in simulation and collaborate with designers in identifying root-cause issues</li> <li>Develop a tests that will help achieve functional safety goals that meet ISO26262 compliance</li> <li>Work with the systems and software teams on emulation platforms</li> <li>Participate in the bring-up and debug of the device prototype</li> <li>Provide support to the Product Engineering team to meet all validation and qualification goals for the product</li> </ul> <p><strong>MINIMUM QUALIFICATIONS</strong></p> <ul> <li>BSEE/BSCE/BSCS</li> <li>5 years of industry experience in design verification</li> <li>Experience with test planning, test bench architecture and assertions</li> <li>Constrained random verification experience with SystemVerilog using UVM</li> <li>Coverage driven verification (code/functional/assertion coverage)</li> <li>Strong programming skills in C/C++ and scripting experience with Python/Tcl/Perl</li> </ul>


Please wait..!!