The Electronic Products organization is seeking Senior ASIC/FPGA Verification Engineers (level 5) to support multiple product lines based in El Segundo, CA.
*No communication with suppliers at this time please*
Responsibilities
- Utilize high-level architectural documentation along with algorithm descriptions to create self-checking and reusable testbenches from scratch
- Develop Functional Coverage Models and Closing Code Coverage
- Utilize UVM to create drivers, monitors, predictors, and scoreboards
Required Qualifications
- Minimum of 14 years experience in Digital ASIC verification with at least 5 years focused on UVM
- Experience with ASIC development including architectural definition, and detailed design implementation and functional verification using SystemVerilog.
- Experience with design architecture and detailed specification generation.
Preferred Skills
- Experience with UVMf
- Experience with hardware emulators (Palladium, Veloce)
- Proficiency with hardware verification languages: System Verilog, System Verilog Assertions
- Ability to write executable test plans
- Proficiency with Object Oriented Programming Concepts: Inheritance, Polymorphism, etc.
- Ability to create self-checking and reusable testbenches from scratch
- Experience developing Functional Coverage Models and Closing Code Coverage
- Proficient in scripting languages: Make, Perl, Python, etc.
- Revision Control Systems: svn, cvs, git
- Proficient in Linux Environments
- Demonstrated history of 1st pass success with ASIC designs.
| Skills: | Category | Name | Required | Level | | No items to display. | |
