Skip to main content
Loading
snaprecruit
Logo
Log in
Sign Up
Post a Job

Millions Of Active Candidates

For Employers
VIEW SIMILAR JOBS →
loadingbar
Loading, Please wait..!!

Analog Layout Engineer

  • Job type Posted on: May 20, 2026
  • Experience level ALTEN
  • Employment type Austin, Texas
  • Employment type Onsite
  • Salary Full-time
Save this job

Point Apply Here APPLY LATER

Curious about compensation?

Explore the historical salary trends, average pay, and estimated compensation for Analog Layout Engineer roles in Texas.

View Salary Guide →
Over 12 millions jobs on Snaprecruit.
Find your match !
VIEW SIMILAR JOBS →

Job Title :

Analog Layout Engineer

Job Type :

Full-time

Job Location :

Austin Texas United States

Remote :

No

Jobcon Logo Job Description :

View Full Description
10+ years of experience in High-Speed Analog Mixed-Signal layouts Full-custom layout, verification & RC extraction experience. Top-level floorplan, powerplan & integration experience is a must Work on layouts of blocks/module by taking care of all design constraints of matching, reduce parasitic effects, shielding etc. Proficient in physical verification flow & debug, like DRC, LVS, ERC etc. Hands-on expertise with industry standard EDA tools – Cadence Virtuoso L/XL/GXL, Cadence PVS, Mentor Graphics Calibre. Experience in technology nodes - TSMC 22nm & 12nm Experience with EMIR analysis, ESD, antenna and related layout solutions #J-18808-Ljbffr

People Also Search For

Jobcon Logo Position Details

Posted:

May 20, 2026

Reference Number:

14660_8A21D5573537338BD25F4E7313D0B66C

Employment:

Full-time

Salary:

Not Available

City:

Austin

Job Origin:

APPCAST_CPC

Share this job:

  • linkedin

Jobcon Logo
A job sourcing event
In Dallas Fort Worth
Aug 19, 2017 9am-6pm
All job seekers welcome!
Get your FREE tickets

Analog Layout Engineer    Apply

Click on the below icons to share this job to Linkedin, Twitter!

10+ years of experience in High-Speed Analog Mixed-Signal layouts Full-custom layout, verification & RC extraction experience. Top-level floorplan, powerplan & integration experience is a must Work on layouts of blocks/module by taking care of all design constraints of matching, reduce parasitic effects, shielding etc. Proficient in physical verification flow & debug, like DRC, LVS, ERC etc. Hands-on expertise with industry standard EDA tools – Cadence Virtuoso L/XL/GXL, Cadence PVS, Mentor Graphics Calibre. Experience in technology nodes - TSMC 22nm & 12nm Experience with EMIR analysis, ESD, antenna and related layout solutions #J-18808-Ljbffr

Loading
Please wait..!!