Skip to main content
Loading
loadingbar
Loading, Please wait..!!

Dft Prinicpal Engineer

  • Dft Prinicpal Engineer job type Posted on: Oct 12, 2026
  • Dft Prinicpal Engineer experience level Black Rock Groups
  • Dft Prinicpal Engineer employment type Santa Clara, California
  • Dft Prinicpal Engineer salary Salary: $145,000 per year
  • Dft Prinicpal Engineer employment type Onsite
  • Dft Prinicpal Engineer salary Full-time

Point Apply Here APPLY LATER

Curious about compensation?

Explore the historical salary trends, average pay, and estimated compensation for Dft Prinicpal Engineer roles in California.

View Salary Guide →

Job Title :

Dft Prinicpal Engineer

Job Type :

Full-Time

Job Location :

Santa Clara California United States

Remote :

No

Jobcon Logo Job Description :

Job Title: DFT Principal engineer
Location: Santa Clara, CA
Onsite/ Remote: Day 1 Onsite at customer location
The pay range for this role is $110k- $145k per annum including any bonuses or variable pay. Tech Mahindra also offers benefits like medical, vision, dental, life, disability insurance and paid time off (including holidays, parental leave, and sick leave, as required by law). Ask our recruiters for more details on our Benefits package. The exact offer terms will depend on the skill level, educational qualifications, experience, and location of the candidate.
This role is also open for contract: $65/hr - $80/hr

JD:
Position Responsibilities:
Experience : 8 to 12 yrs
Experience in Scan Insertion, ATPG, MBIST
Required Skills: Scan insertion, ATPG Validation for SOC.
Experience with Tessent and Modus for stuck-at and transition (at-speed) fault models, including coverage analysis and test point insertion.
Experience on SGDFT, Coverage Analysis & Improvement on SCAN, ATPG, Scan insertion(Quick Synth flow using FC), Standalone Scan insertion flow using DC, MBIST insertion
Good hands-on experience with ATPG GLS(ZD +SDF) simulation debugs
Working experience on SSN Pattern Retarget & FC/SOC GLS validation

Tool flows:
Mentor Graphics Tessent Scan , Tessent TestKompress, and Synopsys tools FC Compiler, Tetramax, VCS,Verdi, Spyglass and Cadence Xcelium tool .
Experience of working in Intel environment

"Tech Mahindra is an Equal Employment Opportunity employer. We promote and support a diverse workforce at all levels of the company. All qualified applicants will receive consideration for employment without regard to race, religion, color, sex, age, national origin, or disability. All applicants will be evaluated solely based on their ability, competence, and performance of the essential functions of their positions with or without reasonable accommodations. Reasonable accommodations also are available in the hiring process for applicants with disabilities. Candidates can request a reasonable accommodation by contacting the company ADA Coordinator at ."

Jobcon Logo Position Details

Posted:

Oct 12, 2026

Reference Number:

6329-40601

Employment:

Full-time

Salary:

$145,000 per year

City:

Santa Clara

Job Origin:

CIEPAL_ORGANIC_FEED

Share this job:

  • linkedin

Jobcon Logo
A job sourcing event
In Dallas Fort Worth
Aug 19, 2017 9am-6pm
All job seekers welcome!

Dft Prinicpal Engineer    Apply

Click on the below icons to share this job to Linkedin, Twitter!

Job Title: DFT Principal engineer
Location: Santa Clara, CA
Onsite/ Remote: Day 1 Onsite at customer location
The pay range for this role is $110k- $145k per annum including any bonuses or variable pay. Tech Mahindra also offers benefits like medical, vision, dental, life, disability insurance and paid time off (including holidays, parental leave, and sick leave, as required by law). Ask our recruiters for more details on our Benefits package. The exact offer terms will depend on the skill level, educational qualifications, experience, and location of the candidate.
This role is also open for contract: $65/hr - $80/hr

JD:
Position Responsibilities:
Experience : 8 to 12 yrs
Experience in Scan Insertion, ATPG, MBIST
Required Skills: Scan insertion, ATPG Validation for SOC.
Experience with Tessent and Modus for stuck-at and transition (at-speed) fault models, including coverage analysis and test point insertion.
Experience on SGDFT, Coverage Analysis & Improvement on SCAN, ATPG, Scan insertion(Quick Synth flow using FC), Standalone Scan insertion flow using DC, MBIST insertion
Good hands-on experience with ATPG GLS(ZD +SDF) simulation debugs
Working experience on SSN Pattern Retarget & FC/SOC GLS validation

Tool flows:
Mentor Graphics Tessent Scan , Tessent TestKompress, and Synopsys tools FC Compiler, Tetramax, VCS,Verdi, Spyglass and Cadence Xcelium tool .
Experience of working in Intel environment

"Tech Mahindra is an Equal Employment Opportunity employer. We promote and support a diverse workforce at all levels of the company. All qualified applicants will receive consideration for employment without regard to race, religion, color, sex, age, national origin, or disability. All applicants will be evaluated solely based on their ability, competence, and performance of the essential functions of their positions with or without reasonable accommodations. Reasonable accommodations also are available in the hiring process for applicants with disabilities. Candidates can request a reasonable accommodation by contacting the company ADA Coordinator at ."

Loading
Please wait..!!