Skip to main content
Loading
loadingbar
Loading, Please wait..!!

Embedded Software Design and Verification Engineer

  • Job type Posted on: Jul 21, 2026
  • Experience level Katalyst HealthCares & Life Sciences
  • Employment type Plano, Texas
  • Employment type Onsite
  • Salary Full-time

Point Apply Here APPLY LATER

Curious about compensation?

Explore the historical salary trends, average pay, and estimated compensation for Embedded Software Design and Verification Engineer roles in Texas.

View Salary Guide →

Job Title :

Embedded Software Design and Verification Engineer

Job Type :

Full-time

Job Location :

Plano Texas United States

Remote :

No

Jobcon Logo Job Description :

Job Title Software Development Lifecycle (SDLC) per DO-178C DAL A Safety Critical Standards Software Requirement Capture & Analysis Software Architecture & Design Traceability Updating Source Code to DO-178C SDLC Reviews DAL Level A Software Development Lifecycle Documentation Protocols - Ethernet, SPI, RS485, CAN, I2C, Pre-SOI Audit Experience Design Analysis & Report Preparation, Resolving issues DOORS, Git, Matissa, MS Visio, AMD Vitis, ARM C Compiler, Lauterbach Trace32 Test Scripting and Test Procedures Technical knowledge related to FPGA verification and debugging Excellent hardware and software debugging skills Experience: 7+ Years' Applicable experience

Jobcon Logo Position Details

Posted:

Jul 21, 2026

Reference Number:

14660_2E81127A53CED3D4A32FD7C6C2D5BA32

Employment:

Full-time

Salary:

Not Available

City:

Plano

Job Origin:

APPCAST_CPC

Share this job:

  • linkedin

Jobcon Logo
A job sourcing event
In Dallas Fort Worth
Aug 19, 2017 9am-6pm
All job seekers welcome!

Embedded Software Design and Verification Engineer    Apply

Click on the below icons to share this job to Linkedin, Twitter!

Job Title Software Development Lifecycle (SDLC) per DO-178C DAL A Safety Critical Standards Software Requirement Capture & Analysis Software Architecture & Design Traceability Updating Source Code to DO-178C SDLC Reviews DAL Level A Software Development Lifecycle Documentation Protocols - Ethernet, SPI, RS485, CAN, I2C, Pre-SOI Audit Experience Design Analysis & Report Preparation, Resolving issues DOORS, Git, Matissa, MS Visio, AMD Vitis, ARM C Compiler, Lauterbach Trace32 Test Scripting and Test Procedures Technical knowledge related to FPGA verification and debugging Excellent hardware and software debugging skills Experience: 7+ Years' Applicable experience

Loading
Please wait..!!