Skip to main content
Loading
loadingbar
Loading, Please wait..!!

Field-Programmable Gate Arrays Engineer

  • Field-Programmable Gate Arrays Engineer job type Posted on: Nov 02, 2026
  • Field-Programmable Gate Arrays Engineer experience level Veridian Tech Solutions, Inc.
  • Field-Programmable Gate Arrays Engineer employment type Raleigh, North Carolina
  • Field-Programmable Gate Arrays Engineer employment type Onsite
  • Field-Programmable Gate Arrays Engineer salary Full-time

Point Apply Here APPLY LATER

Curious about compensation?

Explore the historical salary trends, average pay, and estimated compensation for Field-Programmable Gate Arrays Engineer roles in North Carolina.

View Salary Guide →

Job Title :

Field-Programmable Gate Arrays Engineer

Job Type :

Full-Time

Job Location :

Raleigh North Carolina United States

Remote :

No

Jobcon Logo Job Description :

FPGA Engineer Raliegh, NC(Onsite)Job Description & Skill Requirement:• Requirement of 5-7 Years FPGA Engineers having below skills• Strong Verilog HDL and RTL design expertise. • Good knowledge of CDC, reset design, pipelining, FIFO/memory, and synchronization.• Experience with FPGA tools like Vivado, Quartus, Libero, Questa/ModelSim. • Strong understanding of STA, timing constraints, timing closure, and clock architecture. • Hands-on experience in FPGA hardware bring-up and debugging

Jobcon Logo Position Details

Posted:

Nov 02, 2026

Reference Number:

10440_4481911631

Employment:

Full-time

City:

Raleigh

Job Origin:

APPCAST_CPC

Share this job:

  • linkedin

Jobcon Logo
A job sourcing event
In Dallas Fort Worth
Aug 19, 2017 9am-6pm
All job seekers welcome!

Field-Programmable Gate Arrays Engineer    Apply

Click on the below icons to share this job to Linkedin, Twitter!

FPGA Engineer Raliegh, NC(Onsite)Job Description & Skill Requirement:• Requirement of 5-7 Years FPGA Engineers having below skills• Strong Verilog HDL and RTL design expertise. • Good knowledge of CDC, reset design, pipelining, FIFO/memory, and synchronization.• Experience with FPGA tools like Vivado, Quartus, Libero, Questa/ModelSim. • Strong understanding of STA, timing constraints, timing closure, and clock architecture. • Hands-on experience in FPGA hardware bring-up and debugging

Loading
Please wait..!!