Lead ASIC Verification Engineer

Lead ASIC Verification Engineer

Location: Boise, ID

Active Department of Defense Secret Security Clearance required at time of hire.

U.S. Citizenship required.

Additional Locations:

Salt Lake City, UT - Scottsdale, AZ - San Jose, CA

We are hiring a Lead ASIC Verification Engineer to support advanced defense electronics and embedded hardware security development. This position is based in Boise, ID, with additional locations in Salt Lake City, UT; Scottsdale, AZ; and San Jose, CA. Candidates must possess an active DoD Secret security clearance and extensive experience with ASIC/SoC verification, SystemVerilog, Universal Verification Methodology (UVM), RTL verification, simulation, functional coverage, and automated regression testing.

The Lead ASIC Verification Engineer will support the Bittercloud II program, leading block-level, subsystem-level, and full-chip verification for secure processors, anti-tamper architectures, cryptographic intellectual property (IP), and integrated hardware security technologies. This role combines hands-on verification engineering, technical leadership, requirements traceability, and cross-functional collaboration to support government cybersecurity, hardware security, and survivability requirements.

Responsibilities

\n
• Lead ASIC and System-on-Chip (SoC) verification activities at the block, subsystem, and full-chip levels.
\n
• Develop verification strategies, test plans, schedules, coverage goals, and completion criteria.
\n
• Design, develop, and maintain reusable SystemVerilog/UVM testbenches, verification environments, and test components.
\n
• Define ASIC/FPGA test and simulation plans, module interfaces, and verification requirements in coordination with design and architecture teams.
\n
• Translate system and hardware requirements into measurable verification objectives, test cases, and coverage metrics.
\n
• Maintain requirements traceability through test execution, verification results, defect resolution, and closure.
\n
• Plan and execute simulation, automated regression testing, formal verification, and hardware emulation activities.
\n
• Analyze coverage metrics, regression results, and verification progress against established completion goals.
\n
• Investigate simulation failures, perform root-cause analysis, and verify corrective actions.
\n
• Verify custom and third-party IP for functional correctness, interface compatibility, and system integration.
\n
• Collaborate with RTL design, hardware architecture, firmware, and engineering teams to resolve design and verification issues.
\n
• Identify verification risks, develop mitigation strategies, and communicate technical impacts to program stakeholders.
\n
• Prepare and present verification status, technical evidence, risks, and recommendations during engineering reviews.
\n
• Develop and maintain verification plans, test procedures, engineering documentation, and technical reports.
\n
• Improve verification automation, reusable test environments, engineering metrics, and organizational processes.
\n
• Provide technical leadership, direction, and mentoring to ASIC verification engineers.
\n
• Support vendor oversight, technical proposals, engineering estimates, and program planning as required.
\n
• Use approved AI-enabled engineering tools when appropriate while protecting sensitive program information.
\n

Qualifications

\n
• U.S. Citizenship required.
\n
• Active DoD Secret Security Clearance required at time of hire.
\n
• Bachelor's degree in Electrical Engineering, Computer Engineering, or a related Science, Engineering, or Mathematics discipline plus a minimum of 10 years of relevant experience; OR Master's degree in a related discipline plus a minimum of 8 years of relevant experience.
\n
• Strong knowledge of ASIC and SoC verification processes, methodologies, and workflows.
\n
• Advanced proficiency in SystemVerilog, UVM, assertions, functional coverage, and regression testing.
\n
• Experience developing reusable verification testbenches, test components, and register models.
\n
• Strong understanding of RTL, digital logic, hardware interfaces, clocking, and reset architectures.
\n
• Ability to translate technical requirements into measurable verification objectives, test cases, and completion criteria.
\n
• Experience debugging ASIC simulations, investigating failures, and determining root causes.
\n
• Experience with scripting languages such as Perl, Tcl, Bash, and Python.
\n
• Experience using ASIC simulation and debugging tools such as VCS, Verdi, Questa, or equivalent tools.
\n
• Experience with Linux, version control systems, and automated regression environments.
\n
• Ability to communicate technical findings, verification results, and engineering risks to technical teams and stakeholders.
\n
• Ability to lead multiple engineering activities while maintaining quality and schedule requirements.
\n
• Demonstrated technical judgment, mentoring capabilities, and engineering problem-solving skills.
\n

Preferred Qualifications

\n
• Experience with formal verification, Clock Domain Crossing (CDC), Reset Domain Crossing (RDC), or low-power verification.
\n
• Experience with hardware emulation, silicon bring-up, or post-silicon validation.
\n
• Experience verifying third-party IP and complex digital interfaces.
\n
• Experience working in Agile development environments.
\n
• Experience supporting vendor oversight, engineering proposals, estimates, or program controls.
\n