Skip to main content
Loading
snaprecruit
Logo
Log in
Sign Up
Post a Job

Millions Of Active Candidates

For Employers
VIEW SIMILAR JOBS →
loadingbar
Loading, Please wait..!!

Senior Analog Layout Engineer — Mixed-Signal CMOS

  • Job type Posted on: May 20, 2026
  • Experience level Apple Inc.
  • Employment type Cupertino, California
  • Employment type Onsite
  • Salary Full-time
Save this job

Point Apply Here APPLY LATER

Curious about compensation?

Explore the historical salary trends, average pay, and estimated compensation for Senior Analog Layout Engineer — Mixed-Signal CMOS roles in California.

View Salary Guide →
Over 12 millions jobs on Snaprecruit.
Find your match !
VIEW SIMILAR JOBS →

Job Title :

Senior Analog Layout Engineer — Mixed-Signal CMOS

Job Type :

Full-time

Job Location :

Cupertino California United States

Remote :

No

Jobcon Logo Job Description :

View Full Description
Apple Inc. is seeking an Analog Layout Engineer to advance SOC flow developments in Cupertino, California. The role involves crafting layouts for mixed-signal and analog circuits, running design verification tools, and ensuring adherence to specifications. Qualifications include a MSEE or Ph.D., alongside 10+ years in relevant industry experience. Preferred candidates possess expertise in deep submicron CMOS circuits and knowledge in machine learning. Competitive base pay ranging from $172,100 to $305,600, along with extensive benefits and potential stock options, is offered. #J-18808-Ljbffr

People Also Search For

Jobcon Logo Position Details

Posted:

May 20, 2026

Reference Number:

14660_8E4E00027E9E69D2A6FB2CA9FB9D4E53

Employment:

Full-time

Salary:

Not Available

City:

Cupertino

Job Origin:

APPCAST_CPC

Share this job:

  • linkedin

Jobcon Logo
A job sourcing event
In Dallas Fort Worth
Aug 19, 2017 9am-6pm
All job seekers welcome!
Get your FREE tickets

Senior Analog Layout Engineer — Mixed-Signal CMOS    Apply

Click on the below icons to share this job to Linkedin, Twitter!

Apple Inc. is seeking an Analog Layout Engineer to advance SOC flow developments in Cupertino, California. The role involves crafting layouts for mixed-signal and analog circuits, running design verification tools, and ensuring adherence to specifications. Qualifications include a MSEE or Ph.D., alongside 10+ years in relevant industry experience. Preferred candidates possess expertise in deep submicron CMOS circuits and knowledge in machine learning. Competitive base pay ranging from $172,100 to $305,600, along with extensive benefits and potential stock options, is offered. #J-18808-Ljbffr

Loading
Please wait..!!