Skip to main content
Loading
loadingbar
Loading, Please wait..!!

Senior High-Speed IO Validation Engineer – PCIe & CXL

  • Job type Posted on: Jul 19, 2026
  • Experience level Advanced Micro Devices, Inc.
  • Employment type Austin, Texas
  • Employment type Onsite
  • Salary Full-time

Point Apply Here APPLY LATER

Curious about compensation?

Explore the historical salary trends, average pay, and estimated compensation for Senior High-Speed IO Validation Engineer – PCIe & CXL roles in Texas.

View Salary Guide →

Job Title :

Senior High-Speed IO Validation Engineer – PCIe & CXL

Job Type :

Full-time

Job Location :

Austin Texas United States

Remote :

No

Jobcon Logo Job Description :

Advanced Micro Devices, Inc. seeks a principal validation engineer to advance PCIe, CXL, and high-speed IO validation for datacenter CPUs. You will drive post-silicon validation across multi-socket and inter-die interfaces, leveraging lab automation and debugging skills to ensure industry-leading quality. You will collaborate with cross-functional teams to develop robust validation methodologies, test plans, and infrastructure, enabling efficient silicon bring-up and feature verification. #J-18808-Ljbffr

Jobcon Logo Position Details

Posted:

Jul 19, 2026

Reference Number:

14660_58B4424D01CB6B78FAE377E5DBA18B00

Employment:

Full-time

Salary:

Not Available

City:

Austin

Job Origin:

APPCAST_CPC

Share this job:

  • linkedin

Jobcon Logo
A job sourcing event
In Dallas Fort Worth
Aug 19, 2017 9am-6pm
All job seekers welcome!

Senior High-Speed IO Validation Engineer – PCIe & CXL    Apply

Click on the below icons to share this job to Linkedin, Twitter!

Advanced Micro Devices, Inc. seeks a principal validation engineer to advance PCIe, CXL, and high-speed IO validation for datacenter CPUs. You will drive post-silicon validation across multi-socket and inter-die interfaces, leveraging lab automation and debugging skills to ensure industry-leading quality. You will collaborate with cross-functional teams to develop robust validation methodologies, test plans, and infrastructure, enabling efficient silicon bring-up and feature verification. #J-18808-Ljbffr

Loading
Please wait..!!