Skip to main content
Loading
snaprecruit
Logo
Log in
Sign Up
Post a Job

Millions Of Active Candidates

For Employers
VIEW SIMILAR JOBS →
loadingbar
Loading, Please wait..!!

Senior High-Speed Mixed-Signal & Analog Layout Engineer

  • Job type Posted on: Jul 06, 2026
  • Experience level Norland Group
  • Employment type San Jose, California
  • Employment type Onsite
  • Salary Full-time
Save this job

Point Apply Here APPLY LATER

Curious about compensation?

Explore the historical salary trends, average pay, and estimated compensation for Senior High-Speed Mixed-Signal & Analog Layout Engineer roles in California.

View Salary Guide →
Over 12 millions jobs on Snaprecruit.
Find your match !
VIEW SIMILAR JOBS →

Job Title :

Senior High-Speed Mixed-Signal & Analog Layout Engineer

Job Type :

Full-time

Job Location :

San Jose California United States

Remote :

No

Jobcon Logo Job Description :

View Full Description
Norland Group is hiring a Senior High Speed Mixed-Signal I/O & Analog Layout Engineer in San Jose, California. This role requires extensive experience in IC layout design and strong high-speed SERDES skills. The ideal candidate will collaborate with circuit designers to optimize chip performance, develop strategies for layout efficiency, and ensure design integrity using tools like Cadence Virtuoso. A bachelor’s degree and at least 5 years of professional experience are required. #J-18808-Ljbffr

People Also Search For

Jobcon Logo Position Details

Posted:

Jul 06, 2026

Reference Number:

14660_FA5211479B4D5322F4D3A6CBAC7B3798

Employment:

Full-time

Salary:

Not Available

City:

San Jose

Job Origin:

APPCAST_CPC

Share this job:

  • linkedin

Jobcon Logo
A job sourcing event
In Dallas Fort Worth
Aug 19, 2017 9am-6pm
All job seekers welcome!
Get your FREE tickets

Senior High-Speed Mixed-Signal & Analog Layout Engineer    Apply

Click on the below icons to share this job to Linkedin, Twitter!

Norland Group is hiring a Senior High Speed Mixed-Signal I/O & Analog Layout Engineer in San Jose, California. This role requires extensive experience in IC layout design and strong high-speed SERDES skills. The ideal candidate will collaborate with circuit designers to optimize chip performance, develop strategies for layout efficiency, and ensure design integrity using tools like Cadence Virtuoso. A bachelor’s degree and at least 5 years of professional experience are required. #J-18808-Ljbffr

Loading
Please wait..!!