Skip to main content
Loading
loadingbar
Loading, Please wait..!!

Senior Pre-Silicon Verification Engineer, Infinity Fabric

  • Job type Posted on: Jul 19, 2026
  • Experience level Advanced Micro Devices, Inc.
  • Employment type Santa Clara, California
  • Employment type Onsite
  • Salary Full-time

Point Apply Here APPLY LATER

Curious about compensation?

Explore the historical salary trends, average pay, and estimated compensation for Senior Pre-Silicon Verification Engineer, Infinity Fabric roles in California.

View Salary Guide →

Job Title :

Senior Pre-Silicon Verification Engineer, Infinity Fabric

Job Type :

Full-time

Job Location :

Santa Clara California United States

Remote :

No

Jobcon Logo Job Description :

Advanced Micro Devices, Inc. (AMD) in Santa Clara, CA, is seeking a senior pre-silicon verification engineer to verify configurable switches and die-to-die interconnect within the Infinity Fabric transport layer. You will collaborate across Client, Server, Graphics, and Semi-Custom products, driving verification strategy and leading small teams while mentoring other engineers. Strong SystemVerilog/UVM expertise is essential, along with experience in Verilog, C/C++, and multi-OS environments. #J-18808-Ljbffr

Jobcon Logo Position Details

Posted:

Jul 19, 2026

Reference Number:

14660_75732CD738B113012988E022B4D91051

Employment:

Full-time

Salary:

Not Available

City:

Santa Clara

Job Origin:

APPCAST_CPC

Share this job:

  • linkedin

Jobcon Logo
A job sourcing event
In Dallas Fort Worth
Aug 19, 2017 9am-6pm
All job seekers welcome!

Senior Pre-Silicon Verification Engineer, Infinity Fabric    Apply

Click on the below icons to share this job to Linkedin, Twitter!

Advanced Micro Devices, Inc. (AMD) in Santa Clara, CA, is seeking a senior pre-silicon verification engineer to verify configurable switches and die-to-die interconnect within the Infinity Fabric transport layer. You will collaborate across Client, Server, Graphics, and Semi-Custom products, driving verification strategy and leading small teams while mentoring other engineers. Strong SystemVerilog/UVM expertise is essential, along with experience in Verilog, C/C++, and multi-OS environments. #J-18808-Ljbffr

Loading
Please wait..!!