Skip to main content
Loading
loadingbar
Loading, Please wait..!!

Lead ASIC Engineer

  • Lead ASIC Engineer job type Posted on: Nov 02, 2026
  • Lead ASIC Engineer experience level BioTalent
  • Lead ASIC Engineer employment type San Diego, California
  • Lead ASIC Engineer employment type Onsite
  • Lead ASIC Engineer salary Full-time

Point Apply Here APPLY LATER

Curious about compensation?

Explore the historical salary trends, average pay, and estimated compensation for Lead ASIC Engineer roles in California.

View Salary Guide →

Job Title :

Lead ASIC Engineer

Job Type :

Full-Time

Job Location :

San Diego California United States

Remote :

No

Jobcon Logo Job Description :

Lead ASIC Engineer | San Diego, CA (Onsite)POSITION SUMMARYYou won’t be designing the chip yourself. You’ll define what it needs to do, scrutinize the partner’s work at every stage, and decide when it’s ready for fabrication. When silicon comes back, you’ll lead the effort to confirm it performs as intended and get to the bottom of anything that doesn’t.RESPONSIBILITIESWrite and maintain the chip requirements and specification, with full traceabilityLead technical reviews with the design partner from architecture through final sign-off, digging into the underlying schematics and simulation dataEvaluate simulation, physical verification and design-for-test work, and own the decision to proceed to fabricationIdentify and manage technical risks such as noise, power, matching and process variation across a large channel countWork with the in-house test engineer on silicon bring-up and characterization, and lead debug when issues come upDrive any required design revisions and the plan to re-verify themSupport the chip through qualification and production, and define requirements for future generationsQUALIFICATIONSBS or MS in Electrical Engineering or related field, with a focus on IC design5+ years of ASIC or SoC experience, including at least one chip taken from concept through siliconAn analog or mixed-signal IC design or verification backgroundExperience reviewing simulation results (SPICE/Cadence), physical verification (DRC/LVS) and DFTExperience managing an outside design partner, foundry or fabBonus: medical device experience (design controls, FDA submissions) or implantable electronics

Jobcon Logo Position Details

Posted:

Nov 02, 2026

Reference Number:

10440_4485604411

Employment:

Full-time

City:

San Diego

Job Origin:

APPCAST_CPC

Share this job:

  • linkedin

Jobcon Logo
A job sourcing event
In Dallas Fort Worth
Aug 19, 2017 9am-6pm
All job seekers welcome!

Lead ASIC Engineer    Apply

Click on the below icons to share this job to Linkedin, Twitter!

Lead ASIC Engineer | San Diego, CA (Onsite)POSITION SUMMARYYou won’t be designing the chip yourself. You’ll define what it needs to do, scrutinize the partner’s work at every stage, and decide when it’s ready for fabrication. When silicon comes back, you’ll lead the effort to confirm it performs as intended and get to the bottom of anything that doesn’t.RESPONSIBILITIESWrite and maintain the chip requirements and specification, with full traceabilityLead technical reviews with the design partner from architecture through final sign-off, digging into the underlying schematics and simulation dataEvaluate simulation, physical verification and design-for-test work, and own the decision to proceed to fabricationIdentify and manage technical risks such as noise, power, matching and process variation across a large channel countWork with the in-house test engineer on silicon bring-up and characterization, and lead debug when issues come upDrive any required design revisions and the plan to re-verify themSupport the chip through qualification and production, and define requirements for future generationsQUALIFICATIONSBS or MS in Electrical Engineering or related field, with a focus on IC design5+ years of ASIC or SoC experience, including at least one chip taken from concept through siliconAn analog or mixed-signal IC design or verification backgroundExperience reviewing simulation results (SPICE/Cadence), physical verification (DRC/LVS) and DFTExperience managing an outside design partner, foundry or fabBonus: medical device experience (design controls, FDA submissions) or implantable electronics

Loading
Please wait..!!