Skip to main content
Loading
loadingbar
Loading, Please wait..!!

Senior Analog Layout Engineer

  • Job type Posted on: May 20, 2026
  • Experience level ACL Digital
  • Employment type Austin, Texas
  • Employment type Onsite
  • Salary Full-time

Point Apply Here APPLY LATER

Curious about compensation?

Explore the historical salary trends, average pay, and estimated compensation for Senior Analog Layout Engineer roles in Texas.

View Salary Guide →

Job Title :

Senior Analog Layout Engineer

Job Type :

Full-time

Job Location :

Austin Texas United States

Remote :

No

Jobcon Logo Job Description :

We’re looking for a Senior Analog Layout Engineer with strong hands-on experience in high-speed, full-custom analog/mixed-signal layouts. Key requirements: 10+ years of AMS layout experience Full-custom layout, top-level floorplanning, power planning & integration Strong expertise in matching, shielding, and parasitic optimization Hands‑on with DRC / LVS / ERC and physical verification flows Proficient with Cadence Virtuoso & Calibre Experience in advanced nodes ( TSMC 22nm / 12nm) EMIR, ESD, antenna checks experience preferred #J-18808-Ljbffr

Jobcon Logo Position Details

Posted:

May 20, 2026

Reference Number:

14660_63DAF9F77ED06D4B6DF63B46D1B4C46F

Employment:

Full-time

Salary:

Not Available

City:

Austin

Job Origin:

APPCAST_CPC

Share this job:

  • linkedin

Jobcon Logo
A job sourcing event
In Dallas Fort Worth
Aug 19, 2017 9am-6pm
All job seekers welcome!

Senior Analog Layout Engineer    Apply

Click on the below icons to share this job to Linkedin, Twitter!

We’re looking for a Senior Analog Layout Engineer with strong hands-on experience in high-speed, full-custom analog/mixed-signal layouts. Key requirements: 10+ years of AMS layout experience Full-custom layout, top-level floorplanning, power planning & integration Strong expertise in matching, shielding, and parasitic optimization Hands‑on with DRC / LVS / ERC and physical verification flows Proficient with Cadence Virtuoso & Calibre Experience in advanced nodes ( TSMC 22nm / 12nm) EMIR, ESD, antenna checks experience preferred #J-18808-Ljbffr

Loading
Please wait..!!