Skip to main content
Loading
loadingbar
Loading, Please wait..!!

Asic Verification Engineer

  • Asic Verification Engineer job type Posted on: Oct 20, 2026
  • Asic Verification Engineer experience level Avacend
  • Asic Verification Engineer employment type Allentown, Pennsylvania
  • Asic Verification Engineer employment type Onsite
  • Asic Verification Engineer salary Full-time

Point Apply Here APPLY LATER

Curious about compensation?

Explore the historical salary trends, average pay, and estimated compensation for Asic Verification Engineer roles in Pennsylvania.

View Salary Guide →

Job Title :

Asic Verification Engineer

Job Type :

Full-Time

Job Location :

Allentown Pennsylvania United States

Remote :

No

Jobcon Logo Job Description :

Role: ASIC Verification Engineer (only w2 candidate)
Location: 100% onsite at Cisco office in either :Allentown PA office or Carlsbad CA office
Duration: CTH
Basic Qualifications
Bachelor's degree in Electrical Engineering or a related field.
UVM Based testbench development.
Experience in ASIC or SOC verification.
Demonstrated experience in developing test plans and verification infrastructure.
Practical knowledge of verification methodologies from block level to system level.
Proficiency in System Verilog.
Experience in identifying and resolving complex design and verification issues.
Timing and gate level simulation experience.
C coding for firmware delivery for post silicon bringup

Jobcon Logo Position Details

Posted:

Oct 20, 2026

Reference Number:

17863-11333

Employment:

Full-time

City:

Allentown

Job Origin:

CIEPAL_ORGANIC_FEED

Share this job:

  • linkedin

Jobcon Logo
A job sourcing event
In Dallas Fort Worth
Aug 19, 2017 9am-6pm
All job seekers welcome!

Asic Verification Engineer    Apply

Click on the below icons to share this job to Linkedin, Twitter!

Role: ASIC Verification Engineer (only w2 candidate)
Location: 100% onsite at Cisco office in either :Allentown PA office or Carlsbad CA office
Duration: CTH
Basic Qualifications
Bachelor's degree in Electrical Engineering or a related field.
UVM Based testbench development.
Experience in ASIC or SOC verification.
Demonstrated experience in developing test plans and verification infrastructure.
Practical knowledge of verification methodologies from block level to system level.
Proficiency in System Verilog.
Experience in identifying and resolving complex design and verification issues.
Timing and gate level simulation experience.
C coding for firmware delivery for post silicon bringup

Loading
Please wait..!!